In this paper we show that it is impossible to solve a number of "natural" 2-dimensional geometric problems in polylog time with a polynomial number of processors (unless P = NC). Thus, we disprove a popular belief that there are no natural P-complete geometric problems in the plane. The problems we address include instances of polygon triangulation, planar partitioning, and geometric layering.
Introduction
In sequential c.omputation theory one of the primary measures of a solution's efficiency is that it run in time that is proportional to a polynomial in the size of the input. A problem solvable by such a sequential algorithm is said to be in the class P [2, 201. An analogous notion of efficiency in parallel computation theory is that a solution run in polylog time using a polynomial number of processors. A problem solvable by such a parallel algorithm is said to be in the class NC [21, 23, 25, 291. (Th e reader is referred to [23] for other notions of efficiency and related complexity c.lasses.)
It is a long-standing open question as to whether all problems solvable in polynomial time sequentially are solvable in polylog time using a polynomial number of processors, i.e., whether P = NC or not. It is strongly believed, however, that P # NC, much as it is strongly believed that P # NP. As in the theory of NP-completeness, there is an analogous method for proving that establishing the membership of a particular problem in NC is as hard as showing that P = NC. This method is to show that each problem in P admits an NC-reduction to the problem vided that the copies are not made or distributed for direct commercial advantage, the ACM copyright notice and the title of the publication and its date appear, and notice is given that copying is by permission of the Association for Computing Machinery. To copy otherwise, or to republish, requires a fee and/or specific permission.
at hand. Such problems are usually said to be Pcomplete [21, 251. Most of the problems shown to be P-complete to date are essentially c.ombinatorial problems, dealing with problems defined on graphs and algebras (see [21, 251, for example) .
Geometric problems in the plane, as a rule, admit more structure than purely combinatorial problems, however.
This structure usually allows one to apply parallel divide-and-conquer methods to show such problems to be in NC. In fact, all the well-known 2-D geometric structures, including convex hulls, Voronoi diagrams, and line arrangements, can be constructed in polylog time using a polynomial number of processors [l, 3, 4, 5, 7, 13, 14, 151 . Even the otherwise P-complete problem of linear progralnlning is in NC when restricted to the plane (see [lo, 111 for the P-completeness result). In addition, using the algebraic cell-decomposition framework of Kozen and Yap [22, 321, tl lere are a host of less well-known geometric problems in the plane that can also be shown to be in NC. Because of this, a general belief seems to have developed that "natural" geometric problems in the plane tend to be in NC.
In this paper we show that a number of simple geometric problems are in fact P-complete. Each of these problems involves a collection of line segments in the plane. The problems we address are as follows:
One is given a simple n-vertex polygon P (which may contain holes) and asked to produce the triangulation that would be constructed by the following se- This problem is a special case of the well-known polygon triangulation problem (see [12, 24, 301) . Contrast the P-completeness of this problem with the fact that so many problems solvable by plane-sweeping have recently been shown to be in NC [l, 3, 5, 13, 15, 16, 171 In the sections that follow we outline our reductions for each of the above problems in turn. For pedagogical reasons, we present our proofs as NCreductions, but we could have just as easily presented them as logspace-reductions (which is an alternate framework for P-completeness proofs, e.g., see [21, 291) .
A Framework For Geometric Reductions
We show the first two problems to be P-complete using reductions from the planar circuit value problem (PCVP).
Because our co-nstructions are geometric, particular care must be taken in the routing of values. We will handle routing within a general framework in which we insert our constructions as components. We will assume an instance of PCVP is given as a circuit composed of V gates and inverters that is embedded in a grid. Inputs are placed at the top, and the circuit is organized as an alternating sequence of routing layers and logic layers.
In each row, certain columns are assigned to the value of gates in the circuit.
One can easily show that PCVP remains P-complete under these assumptions.
Routing
We describe the routing layer in terms of 4 components: vertical wires, right, shifts, left shifts, and fanout gates. These components are shown below:
L&j Fllj fan-out gate vertical wire
Each figure is simply a "wiring" diagram, and when the wires of two figures are made adjacent, a value is transmitted through each wire in the natural way. Values can only be transmitted down in the vertical direction, though they may be transmitted either left or right horizontally.
We construct a routing layer using a geometric placement of these components in which their bounding rectangles (shown dotted) do not overlap. This restriction is significant, because the objects in our geometric problems must not intersect.
To formalize the idea of routing, we define a column value assignment, and a class of functions, called plan.ar routing functions, which transform one column value assignment to another.
Because we use a grid embedding we need to assign boolean values to columns in the grid. To make routing possible, we also need to leave some columns empty.
We give empty columns the value *. A column value assignment is an n-tuple Lemma 2.1: Suppose T is a planar routing function represented by C = (cl,. . . , c,), where I{i:ci = 011 >_ n/2. Then T can be realized using an n-column routing la.yer consisting of vertical wires, left shifts, right shifts, and fan-out gates, such that the boundingrectangles of these components do not overlap.
Proof idea. The restriction I{i:ci = O}l 2 n/2 is merely to insure that we have enough empty space to fit our routiug components.
We perform routing in a naive manner, because we need ouly guarantee that the size of the instance in the geometric framework is a polynomial function of the size of the original circuit instance.
We construct the routing layer in three phases. For example, suppose we wish to route the function T, where C = (1, 3, 0, 3, 0, 0, 3, 6, 0, 0) . First, we spread values to allow enough room for fan-out gates: 1 2 3 4 5 6 7 8 9 10
Second, we perform t.he fan-out: 1 2 3 4 5 6 7 8 9 10
, ----------, P-w-3
Finally, we place values in the appropriate columns:
1 2 3 4 5 6 7 8 9 10
,_____ -__---_ -r___C-*_.
:
It is easy to show that the problem of constructing each of the above phases is in NC (Details are given in final version). 0
Inputs and gates
We also introduce the folIowing components for inputs and gates:
r-___--.
.+I L____..
-2 v gate inverter
We use input components to realize an initial column value assignment and gate components to realize a logic layer function.
Definition.
A logic layer function 1 is a func.tion from column value assignments to column value assignments of equal size. It is represented by a co1utn.n gate assdgnment, Q = (gl, . . .,gn) E {V, 7, *I'* where each 7 is preceded by at least one *, and each V is preceded by at least two s's. Intuitively, this is to make room for the input columns.
It is interpretted as follows. V~, . . ., v,) The PCVP has been shown to be P-complete for the basis of boolean functions (V, -} [18] , and it is easy to see that an instance of PCVP specified in any :----zxrl-"reasonable" format is NC reducible to an instance in the above format.
Using the framework developed above, we will
As an example of the reduction to the geometric now show our first two geometric problems to be Pframework, consider the following instance of PCVP: complete.
Our third problem will require some modifications to this framework, which we will develop when needed. (00300600) ,,7,,9, I,:
( *,*,* ,7*,*7r*) r-3 :
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3 The Plane-Sweep Triangulation Problem
We consider the problem of triangulating a simple polygon, which may contain holes. The problem of finding some arbitrary triangulation, is known to be in NC (see [13, IS] ).
In this section, we prove the following theorem. Proof sketch. Given the observations of the preceding section, and Lemma 2.1, it is sufficient to construct "gadgets" for each of the component,s needed to embed a planar circuit.
We present each gadget as the object one would see within a rectangular window placed over part of the polygon.
These gadgets fit together in precisely the same manner as the components in our geometric framework. We leave out the details of construc.ting the resulting polygou in some standard encoding scheme. (This will appear in the final version.)
We encode each value in the circuit by the presence or absence of a corresponding edge in the triangulation.
The presence or absence of an edge will represent 1 or 0, respectively. All edges that correspond to a value will be vertical.
The correspondence between edges and column values follows from the geometry.
The because the output of each gate will be computed by attempting to draw a line segment to each target from some vertex above.
In every gate, the input edge is a vertical line segment passing through an opening made sufficiently small to insure that only one vertex above the opening is visible from the target directly below. This opening can be made as small as necessary by the placement of two reflex corners. Functionally, most gadgets work in two phases corresponding to "events" in the plane sweep. The first phase corresponds to sweeping past the highest vertex and determining if its target is visible. It will be visible unless some input edge is blocking it. In this case, one would add the edge connecting the highest vertex to its target. The second phase corresponds to sweeping past the next highest vertex (or vertices in the case of the fanout gate), and "attempting" to add a vertical edge from it to its target in some gate below. This is possible iff the edge of the first phase was not added.
As one sweeps past the rest of the construction, one may add other edges, but these will not affect the output edges, since they have already been added.
An exception to the above description is the inverter, which works in three phases. In each phase, the edge interactions are the same as those above. To invert a value we must use an odd number of such interactions.
After one interaction, we always change the orientation of the edge encoding the value. Thus, we need at least three interactions to invert a value while maintaining the orientation of the edge encoding it. The treatment of spurious edges is somewhat more complicated in this gadget, but iLs operation is easily verified.
We form inputs by closing off the openings of the top row of gates with constructions that insure the presence of an edge in the case of a 1, or the absence in the case of a 0, as follows:
We close off the output of the circuit and add a final target vertex.
The vertical edge connecting to this vertex will be in the triangulation iff the output of the corresponding circuit is 1. 0 4 The Weighted Planar Partitioning Problem
In this section we consider the weighted planar partitioning problem, showing it to be P-complete. Intuitively, the gadgets we use are similar to those of the preceding section. We begin our discussion by noting that a line segment can only block another of unequal slope. Thus, a natural restriction is to limit the number of possible slopes of line segments to some constant k. We will call this restricted problem the k-oriented weighted planar partitioning problem.
Theorem 4.1: The 3-oriented weighted planar partitioning problem is P-complete.
Proof sketch.
As in the proof of Theorem 3.1, we construct components for routing and logic. These gadgets work on principles similar to those of the former problem, so we will not go into detail here (We include the details in the final version, however). Throughout our proof, only 3 distinct slopes are used. In fact, with the exception of a single line segment used in the construction of the inverter, only horizontal and vertical line segments are used.
In this problem, unlike the preceding, the ordering of the line segments does not depend on the geometry, but is imposed separately by the weights. Thus, we need to specify an ordering along with the line segments to make our construction work. Our figures are not as self-explanatory as those of the preceding section.
Each line segment in a figure is labelled with either a number or co (dotted lines represent extensions). The numbers indicate the order in which the line segments fall with respect to the weights of other line segments within a particular gadget. We order gadgets in a manner corresponding to the sequential evaluation of the instance of PCVP. One such ordering is row by row from the top, with an arbitrary ordering among elements in a row. We may then order the complete list of numbered line segments by combining these orderings, with the latter being the most significant.
We place line segments labelled co after all other line segments in the final ordering. Their order with respect to each other is arbitrary.
Intuitively, line segments labelled with co are placed to force numbered line segments to be extended in only one direction, or to prevent a segment from being extended beyond the gate.
We do not care how these blocking line segments are extended.
The gadgets for the left shift and right shift, re- There is no explicit gadget c.orresponding to a vertical wire.
A value is transmitted vertically as the extension of a line segment within some gate. The gadgets for the V gate and inverter, respectively, are:
'. OD I
We assign inputs by using the following gadget, to represent 1:
There is no explicit construction for 0, since it is represented by the absence of an extension. The constructions are easily verified, including the fact that we may insert them into our general frame-work, thus showing the weighted planar partitioning problem to be P-complete. 0
5
The Visibility Layers Problem
In this section we will show that the visibility layers problem is P-complete.
As with the previous two constructions, the primary consideration is in the routing. However, in this case we will not be restricted to planar routing functions.
We introduce a more powerful routing construction, which we call a crossing fan-out gate. Th' IS allows a very general fan-out in which we may copy the value of any column i to any subset of columns, including i. We allow this gate to cross any number of columns without affecting them.
This permits the realization of arbitrary routing
functions. we assume that the value of columns is never reassigned.
Informally, this means that the a column with value * may be given the value 0 or 1 at some level, but once a column value is set in this way it cannot be subsequently changed (This notion will be formalized in the final version). It is easy to see that an instance of MCVP in any "reasonable" form is NC-reducible to this form. We will divide our construction into levels, so that at each level i the values 0 and 1 are represented by the layer numbers 4i and 4i + 1, respectively. Note that the O-valued layer always comes before the lvalued layer (this is crucial to the correctness of our constructions).
Intuitively, each level will consist of 4 visibility layers.
Our mechanism for assigning columns is capable of changing a I to a 0, but not vice versa. Thus, columns whose value is initially unassigned in our input (based on our general framework) will be represented by 4i + 1, the same as 1.
Because our values must be synchronized precisely, we need to be especially careful about placement.
In order to determine the placement of our gadgets, we will consider the plane to be a discrete set of unit square cells, each centered at coordinates (i, j). We interpret th ese coordinates so that i is the row number, increasing from top to bottom, and j is the column number, increasing from left to right. Note that this not the standard interpretation of Cartesian coordinates.
It is more like the interpretation of matrix subscripts.
The latter sc.heme is more natural, since layer numbers roughly increase with respect to row numbers.
In the two preceding sections, we could point to specific geometric objects which represented a value by their presence or absence.
In this case, however, our encoding scheme is more subtle.
In particular, there is no explicit object which transmits a value vertically.
Intuitively, information seems to travel down the layers in a wave spread across the whole set of line segments.
It is somewhat surprising that we can, in fact, produce the effect of a distinct value propagating down each column. For this purpose, we introduce a set of n + 1 blockers. Each blocker is a stack of line segments placed above the grid (the set of cells containing routing and logic) to insure that segments passing through each grid cell are only visible through a narrow column in the center.
We will call this column the aperture. There must be enough line segments in each blocker to insure that this condition remains until all nonblocker line segments have been given layer numbers.
For the purpose of evaluating the layer numbers of non-blocker line segments, we need not concern ourselves with those parts of line segments that pass beneath the blockers.
These will never be visible as we evaluate the gadgets corresponding to our circuit. We place the blockers as follows: In order to form the routing component, we need to construct a crossing fan-out gate. The gadget corresponding to the crossing fan-out gate shown earlier is:
The gate will extend across an entire row of the grid. Its main component is the con&it, which consists of two long line segments, placed so that they pass across the apertures of all cells in the row. The idea is that as soon a line segment in the conduit becomes visible through the aperture of the input column, it is removed.
The effect of this removal is then transmitted to the output columns. We construct the input and output columns of a crossing fan-out gate by placing either taps or crossovers in the appropriate cells. A tap consists of two line segments below the conduit, entirely within the cell, passing across the aperture.
A crossover is similar, but consists of four line segments above the conduit.
In general, if the ith column is the input or one of the outputs, we place a tap in the ith cell. Otherwise we place a crossover. Intuitively, the purpose of a crossover is to pre- 
